140 lines
7.1 KiB
C
140 lines
7.1 KiB
C
|
/**
|
||
|
******************************************************************************
|
||
|
* @file system_stm32l4xx.c
|
||
|
* @author MCD Application Team
|
||
|
* @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
|
||
|
*
|
||
|
* This file provides two functions and one global variable to be called from
|
||
|
* user application:
|
||
|
* - SystemInit(): This function is called at startup just after reset and
|
||
|
* before branch to main program. This call is made inside
|
||
|
* the "startup_stm32l4xx.s" file.
|
||
|
*
|
||
|
* - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
|
||
|
* by the user application to setup the SysTick
|
||
|
* timer or configure other parameters.
|
||
|
*
|
||
|
* - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
|
||
|
* be called whenever the core clock is changed
|
||
|
* during program execution.
|
||
|
*
|
||
|
* After each device reset the MSI (4 MHz) is used as system clock source.
|
||
|
* Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
|
||
|
* configure the system clock before to branch to main program.
|
||
|
*
|
||
|
* This file configures the system clock as follows:
|
||
|
*=============================================================================
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* System Clock source | MSI
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* SYSCLK(Hz) | 4000000
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* HCLK(Hz) | 4000000
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* AHB Prescaler | 1
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* APB1 Prescaler | 1
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* APB2 Prescaler | 1
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLL_M | 1
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLL_N | 8
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLL_P | 7
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLL_Q | 2
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLL_R | 2
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI1_P | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI1_Q | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI1_R | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI2_P | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI2_Q | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* PLLSAI2_R | NA
|
||
|
*-----------------------------------------------------------------------------
|
||
|
* Require 48MHz for USB OTG FS, | Disabled
|
||
|
* SDIO and RNG clock |
|
||
|
*-----------------------------------------------------------------------------
|
||
|
*=============================================================================
|
||
|
******************************************************************************
|
||
|
* @attention
|
||
|
*
|
||
|
* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without modification,
|
||
|
* are permitted provided that the following conditions are met:
|
||
|
* 1. Redistributions of source code must retain the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer.
|
||
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
* and/or other materials provided with the distribution.
|
||
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
||
|
* may be used to endorse or promote products derived from this software
|
||
|
* without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
||
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
||
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
||
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
||
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
*
|
||
|
******************************************************************************
|
||
|
*/
|
||
|
|
||
|
#include "stm32l4xx.h"
|
||
|
|
||
|
#if !defined (HSE_VALUE)
|
||
|
#define HSE_VALUE 8000000U /*!< Value of the External oscillator in Hz */
|
||
|
#endif /* HSE_VALUE */
|
||
|
|
||
|
#if !defined (MSI_VALUE)
|
||
|
#define MSI_VALUE 4000000U /*!< Value of the Internal oscillator in Hz*/
|
||
|
#endif /* MSI_VALUE */
|
||
|
|
||
|
#if !defined (HSI_VALUE)
|
||
|
#define HSI_VALUE 16000000U /*!< Value of the Internal oscillator in Hz*/
|
||
|
#endif /* HSI_VALUE */
|
||
|
|
||
|
|
||
|
uint32_t SystemCoreClock = 4000000U;
|
||
|
|
||
|
const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
|
||
|
const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
|
||
|
const uint32_t MSIRangeTable[12] = {100000U, 200000U, 400000U, 800000U, 1000000U, 2000000U, \
|
||
|
4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U};
|
||
|
|
||
|
void SystemInit(void) {
|
||
|
/* Reset the RCC clock configuration to the default reset state ------------*/
|
||
|
/* Set MSION bit */
|
||
|
RCC->CR |= RCC_CR_MSION;
|
||
|
|
||
|
/* Reset CFGR register */
|
||
|
RCC->CFGR = 0x00000000U;
|
||
|
|
||
|
/* Reset HSEON, CSSON , HSION, and PLLON bits */
|
||
|
RCC->CR &= 0xEAF6FFFFU;
|
||
|
|
||
|
/* Reset PLLCFGR register */
|
||
|
RCC->PLLCFGR = 0x00001000U;
|
||
|
|
||
|
/* Reset HSEBYP bit */
|
||
|
RCC->CR &= 0xFFFBFFFFU;
|
||
|
|
||
|
/* Disable all interrupts */
|
||
|
RCC->CIER = 0x00000000U;
|
||
|
}
|
||
|
|
||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|