status-im/Vulkan-Docs
2
0
Fork 0
mirror of https://github.com/status-im/Vulkan-Docs.git synced 2025-02-25 12:35:11 +00:00
Code Issues Projects Releases Wiki Activity

Merge pull request #749 from krOoze/reaply_cond_rend_pr

Browse Source 
Reapply #742:  Make STAGE_CONDITIONAL_RENDERING part of graphics pipe
This commit is contained in:
Jon Leech 2018-08-13 04:38:19 -07:00 committed by GitHub
commit 988a551dcf
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
chapters/synchronization.txt
View File

@ -537,6 +537,14 @@ For the compute pipeline, the following stages occur in this order:
* ename:VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT
* ename:VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT
ifdef::VK_EXT_conditional_rendering[]
The conditional rendering stage is formally part of both the graphics, and
the compute pipeline. The pipeline stage where the predicate read happens
has unspecified order relative to other stages of these pipelines:
* ename:VK_PIPELINE_STAGE_CONDITIONAL_RENDERING_BIT_EXT
endif::VK_EXT_conditional_rendering[]
For the transfer pipeline, the following stages occur in this order:
* ename:VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT
@ -548,13 +556,6 @@ guaranteed:
* ename:VK_PIPELINE_STAGE_HOST_BIT
ifdef::VK_EXT_conditional_rendering[]
For conditional rendering operations, the pipeline stage where predicate
read happens has no particular order relative to other stages.
* ename:VK_PIPELINE_STAGE_CONDITIONAL_RENDERING_BIT_EXT
endif::VK_EXT_conditional_rendering[]
ifdef::VK_NVX_device_generated_commands[]
For the command processing pipeline, the following stages occur in this
order: